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Abstract—Resonant Interband Tunnel Diodes (RITD) with
device sizes ranging from r=201.tnl to r=SOnm (mask defined ra(lii)
were manufactured using an e-beam lithography and dry-etch
process. The peak to valley current-ratio (PVCR) and peak
current density (ipeak) of the devices were measured. The devices
showed high series resistance, and currents and PVCR did not
scale in a predictable pattern.
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conduction band start lining up with available states in the
valence band, and tunneling current increases. Eventually, the
electrons in the conduction band move past the available states
in the valence band and the tunneling current decreases with
increasing bias. This is the region where the IV curve exhibits
NDR. When the conduction band edge moves past the valence
band edge, no more tunneling can occur and the device starts
behaving like a traditional diode.
Figure 1 Band diagram under zero bias
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I. INTRODUCTION

T HE tunnel diode was discovered
Leo Esaki
in 1958.
interest inbyindustry
has been
the
Since then the primary

construction of tunneling field effect transistors (TFET), but if
such devices are to be produced their size scaling properties
need to be studied. A RITD is a simpler device than the TFET
that can be scaled more easily in the lab. The interesting
characteristic of such devices are that for some range of
voltages, they show a negative differential resistance (NDR).
The performance of these devices is characterized by their
NDR, PVCR and Jpeak. Several devices with mask defined radii
ranging from 20l.tm to SOnm were produced using an e-beam
lift-off lithography process, and dry-etching. The device areas
were characterized using SEM imaging. Finally, the electrical
characteristics of the devices were measured using a
semiconductor parameter analyzer.
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Figure 2 Band diagram with increasing bias and
increasing tunnel current
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Figure 3 Band diagram with increasing bias and
minimum tunnel current __________________

THEORY

RITDs work on the principle of quantum-mechanical
tunneling. Briefly, quantum-mechanical theory states that
electrons have both wave-like and particle-like characteristics.
The wave-like properties of the electron allow it to tunnel
through a thin potential barrier, as long as there are allowed
states on the other side (i.e. the solution to the wave equation
has a real part on both sides of the barrier). In an Esaki Tunnel
Diode the p- and n- sides of the diodes are degenerately doped,
and the Fermi levels are in the allowed band-states. The
doping is engineered such that electrons in the conduction
band are nearly aligned with available states in the valence
band. The potential barrier is narrow (on the order of--lOnm).
When a bias is applied to the device, more electrons from the
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PROCEDURE

Figure 6 illustrates the schematic diagram of the RITD
structures investigated in this study. The intrinsic layer
between the delta-doped planes consists of X nm of undoped
Si and Y nm of undoped SiGe. The structure was previously
fabricated using low temperature molecular beam epitaxy. The
device was annealed at 800°C for I mm on an AGC6IO RTP
furnace. Following anneal, a 2 resist-layer liftoff lithography
process was performed. A layer of (nonphotosensitive)
LOR5A was first deposited on the substrate. A layer of
(photosensitive) PMMA was deposited on top of this. E-beam
lithography using an Amray 1830 SEM and Nanoscale Pattern
Generation Software (NPGS) was performed to create patterns

from 2OlIm to 5Onm. 500nm of aluminum was evaporated on
top of the PMMA. Following metal deposition, the pattern was
~ developed in remover-PG, leaving aluminum circles of desired
I radii in the unexposed areas (liftoff process). The devices were
then etched using a dry-etch process in a Trion etcher for 60
sec at a base pressure 68 mTorr, at 122W, and 07:CF4:CHF2
flows of 5:20:40 sccm respectively. The metal stack acted as
an etch-mask during the etch, creating the mesa structure
shown in Figure 5. Since the mesa structure determined the
final geometry of the device, SEM analysis was performed to
determine the areas of the mesas. Following etch, 2000nm of
BCB was deposited using a spin-on and etch-back process.
The BCB served as an interlayer dielectric and planarizing
layer. Following BCB deposition, a second aluminum metal
layer was patterned using a liftoff process similar to that
described above. The purpose of the second metal layer was to
create large circular contacts to the (metal 1) layer below for
easier probing.
Figure 4 Device structure

Table I Junction Areas
Masked Defined
Masked defined
Radius (nm)
Area (nm2)

Actual Area
(nm2)

20.0x103

1256.64x106

l087.02x10”

l5.0x103

706.86xl06

654.25x106

10.0x103

3l4.l6x106

319.67xl06

5.OxlO3

78.54x106

76.97x106

2.5x103

19.63x106

19.39x106

2.OxlO3

12.57x106

l.5x103

07.07x106

6.77x106

1.5x103

07.07x106

6.65x106

l.0x103

03.14x106

3.98x106

1.0x103

03.14x106

3.42x106

900.0

02.54x106

3.40x106

800.0

02.01x106

2.41x106

700.0

0l.54x106

l.96x106

600.0

01.13x106

l.39x106

500.0

7.85x105

l.08x106

450.0

6.36x105

9.60x10’

3Onm p’- Si

400.0

5.03x105

8.l6xl0~

p+substrate

350.0

3.85x105

5.52x105

300.0

2.83xl05

5.00x105

250.0

l.96x105

4.88x105

200.0

1.26x103

4.52x105

150.0

7.07x104

2.15x105

100.0

3.14x104

1.49x105
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Figure 5 Mesa

Following SEM imaging, large devices were probed using a
Keithly 4200 parameter analyzer.
Figure 7 IV Characteristics post Metal I

Figure 6 Process flow

~j

H~F

~-

r~

~,

-

-

~

IV

RESULTS/ANALYSIS

The etch performed after the Metal I lift-off process defined
the geometry of the device. The mesa structure formed during
this etch was examined under a SEM microscope and the
device areas were characterized using the lmageJ program.
Table I lists the junction areas of the devices.
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The devices showed large series resistance. It is likely that
native oxide fonned on the Si during the anneal and lift-off
process which is causing the increased series resistance. The
devices do exhibit peak and valley currents, which suggests
that tunneling phenomenon is taking place.

Following fabrication, all devices were tested using the
Keithly 4200 Parameter Analyzer. Small devices failed to
~ produce any IV characteristics at all, and large devices showed
/ large hysteresis during forward and backward voltage sweeps
and no discernible pattern in terms of current scaling/current
density. Since no small devices yielded testable parts, and the
IV curves of the larger devices were suspect, SEM crosssectioning was performed on the devices. The cross-sections
revealed that both Metal I and Metal 2 showed a considerable
degree of peeling/warping and that BCB had migrated between
the layers.
Figure 8 Cross-section of completed device
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Figure 9 IV Characteristic post Metal 2
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V. CONCLUSION
A lift-off e-beam lithography and etch process was
demonstrated that was able to produce physical devices with
radii of around ~—50nni. However, electrical testing showed that
devices were not functional. Further failure analysis is needed
to study why there is high series resistance post Metal I and
why small devices did not yield at all.
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